Regviz

Microchip Technology /ATSAML22J18A /GCLK /PCHCTRL23

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PCHCTRL23

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAML22J18A/GCLK/PCHCTRL23#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (GCLK0)GEN0 (CHEN)CHEN 0 (WRTLOCK)WRTLOCK

GEN=GCLK0

Description

Peripheral Clock Control

Fields

GEN

Generic Clock Generator

0 (GCLK0): Generic clock generator 0

1 (GCLK1): Generic clock generator 1

2 (GCLK2): Generic clock generator 2

3 (GCLK3): Generic clock generator 3

4 (GCLK4): Generic clock generator 4
CHEN

Channel Enable
WRTLOCK

Write Lock

Links

()

Register License

Copyright © 2018 Microchip Technology Inc.

SPDX-License-Identifier: Apache-2.0

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data